### 3.3 Volt Synchronous x18 First-In/First-Out Queue

Memory Configuration
$262,144 \times 18$
$131,072 \times 18$
$65,536 \times 18$
$32,768 \times 18$
$16,384 \times 18$
$8,192 \times 18$

Device
FQV2105
FQV295
FQV285
FQV275
FQV265
FQV255

## Key Features

- Industry leading First-In/First-Out Queues (up to 133 MHz )
- Write cycle time of 7.5 ns independent of Read cycle time
- Read cycle time of 7.5 ns independent of Write cycle time
- 3.3 V power supply
- 5 V input tolerant on all control and data input pins
- 5 V output tolerant on all flags and data output pins
- Master Reset clears all previously programmed configurations including Write and Read pointers
- Partial Reset clears Write and Read pointers but maintains all previously programmed configurations
- First Word Fall Through (FWFT) and Standard Timing modes
- Presets for eight different Almost Full and Almost Empty offset values
- Parallel/Serial programming of PRAF and PRAE offset values
- Full, Empty, Almost Full, Almost Empty, and Half Full indicators
- Asynchronous output enable tri-state data output drivers
- Data retransmission
- Available package: 64 - pin Plastic Thin Quad Flat Pack (TQFP), 64 - pin Slim Thin Quad Flat Pack (STQFP)
- $\quad\left(0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C}\right)$ Commercial operating temperature available for cycle time of 7.5 ns and above
- ( $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ) Industrial operating temperature available for cycle time of 7.5 ns and above


## Product Description

HBA's FlexQ ${ }^{\text {TM }}$ II offers industry leading FIFO queuing bandwidth (up to 3.0 Gbps ), with a wide range of memory configurations (from $8,192 \times 18$ to $262,144 \times 18$ ). System designer has full flexibility of implementing deeper and wider queues using FWFT mode and width expansion features. Full, Empty, and Half-Full indicators allow easy handshaking between transmitters and receivers. User programmable Almost Full and Almost Empty (Parallel/Serial) indicators allow implementation of virtual queue depths.

5 V tolerant on all input and output pins allow easy interfacing with devices operating at higher voltage levels. Asynchronous Output Enable pin configures the tri-state data output drivers. Independent Write and Read controls provide rate-matching capability.

Master Reset clears all previously programmed configurations by providing a low pulse on $\overline{\text { MRST }}$ pin. In addition, Write and Read pointers to the queue are initialized to zero. Partial Reset will not alter previously programmed configurations but will initialize Write and Read pointers to zero.

In FWFT mode, first data written into the queue appears on output data bus after the specified latency period at the low to high transition of RCLK. Subsequent reads from the queue will require asserting $\overline{\operatorname{REN}}$. This feature is useful when implementing depth expansion functions. In this mode, $\overline{\text { DRDY }}$ and $\overline{\text { QRDY }}$ are used instead of $\overline{\text { FULL }}$ and $\overline{\text { EMPTY }}$ respectively.

In Standard mode, always assert $\overline{\text { REN }}$ for read operation. $\overline{\text { FULL }}$ and $\overline{\text { EMPTY }}$ are used instead of $\overline{\text { DRDY }}$ and $\overline{\text { QRDY }}$ respectively.
$\overline{\text { PRAF }}, \overline{\text { PRAE }}$, and $\overline{\text { HALF }}$ are available in either FWFT or Standard mode.

## Product Description (Continued)

At any time, data previously read from the queue can be retransmitted by asserting $\overline{\mathrm{RET}}$ pin at the low to high transition of RCLK for a retransmit operation. Retransmit initializes the Read pointer to zero. Hence, all re-reads will always start from the physical $0^{\text {th }}$ (Read pointer $=$ zero) location of the queue. Both zero and normal latency timing modes are available for retransmit operation.

These $\mathrm{FlexQ}^{\mathrm{TM}}$ II devices have low power consumption, hence minimizing system power requirements. In addition, industry standard 64 - pin Plastic TQFP and 64 - pin STQFP are offered to save system board space.

These queues are ideal for applications such as data communication, telecommunication, graphics, multiprocessing, test equipment, network switching, etc.

Block Diagram of Single Synchronous Queue
$262,144 \times 18 / 131,072 \times 18 / 65,536 \times 18 / 32,768 \times 18 / 16,384 \times 18 / 8,192 \times 18$


Figure 1. Single Device Configuration Signal Flow Diagram


Figure 2. Device Architecture


TQFP - 64 (Drw No: PF-01A; Order code: PF)
STQFP - 64 (Drw No: TF-01A; Order code: TF)
Top View
NOTES:

1. $\mathrm{DC}=$ Don't Care. Must be tied to GND or Vcc, cannot be left open.

Figure 3. Device Pin Out
com
Flex $Q^{T M}$ II

| Pin \# | Pin Name | Pin Symbol | Input/Output | Description |
| :---: | :---: | :---: | :---: | :---: |
| 62 | Master Reset | $\overline{\text { MRST }}$ | Input | Master Reset is required to initialize Write and Read pointers to the first position of the queue by setting MRST low. In Standard <br>  low. In FWFT mode, $\overline{\mathrm{DRDY}}$ will go low and $\overline{\mathrm{QRDY}}$ will go high. $\overline{\mathrm{PRAF}}$ and $\overline{\text { PRAE }}$ will go to the same state as Standard mode. In both modes, all data outputs will go low. Previous programmed configurations will not he maintained |
| 63 | Partial Reset | $\overline{\text { PRST }}$ | Input | Partial Reset is required to initialize Write and Read pointers to the first position of the queue by setting PRST low. In Standard mode, $\overline{\mathrm{FULL}}$ and $\overline{\mathrm{PRAF}}$ will go high; $\overline{\mathrm{EMPTY}}$ and $\overline{\text { PRAE }}$ will go low. In FWFT mode, $\overline{\text { DRDY }}$ will go low and $\overline{\text { QRDY }}$ will go high. $\overline{\mathrm{PRAF}}$ and $\overline{\text { PRAE }}$ will go to the same state as Standard mode. In both modes, all data outputs will go low. Previous programmed |
| 64 | Write Clock | WCLK | Input | Writes data into queue during low to high transitions of WCLK if $\overline{\mathrm{WEN}}$ is set to low. |
| 1 | Write Enable | $\overline{\text { WEN }}$ | Input | Controls write operation into queue or offset registers during low to high transition of WCLK. |
| 61 | Load Enable | $\overline{\text { LOAD }}$ | Input | During Master Reset, set $\overline{\text { LOAD }}$ low to select parallel programming or one of eight default offset values. Set $\overline{\text { LOAD }}$ high to select serial programming or one of eight default offset values. After Master Reset, $\overline{\text { LOAD }}$ controls write/read, to/from offset registers during low to high transition of WCLK/RCLK respectively. Use in conjunction with $\overline{\mathrm{WEN}} / \overline{\mathrm{REN}}$. |
| $\begin{gathered} 6,7,8,9 \\ 10,11,12,13, \\ 14,15,16,17, \\ 18,19,20,21, \\ 22,23 \end{gathered}$ | Data Inputs | $\mathrm{D}_{17 \text { - } 0}$ | Input | 18 - bit wide input data bus. |
| 52 | Read Clock | RCLK | Input | Reads data from queue during low to high transitions of RCLK if $\overline{\mathrm{REN}}$ is set to low. |
| 51 | Read Enable | $\overline{\mathrm{REN}}$ | Input | Controls read operation from queue or offset registers during low to high transition of RCLK. |
| 49 | Output Enable | $\overline{\mathrm{OE}}$ | Input | Setting $\overline{\mathrm{OE}}$ low activates the data output drivers. Setting $\overline{\mathrm{OE}}$ high deactivates the data output drivers (High-Z). |
| $\begin{gathered} 48,47,45,44, \\ 42,41,40,38, \\ 37,36,35,34, \\ 32,31,29,28, \\ 26,25 \end{gathered}$ | Data Outputs | $\mathrm{Q}_{17 \text { - } 0}$ | Output | 18 - bit wide output data bus. |
| 60 | First Word Fall Through/Serial Data Input | FWFT/SDI | Input | Selects FWFT timing or Standard timing mode during Master Reset. After Master Reset, if serial programming is selected ( $\overline{\text { LOAD }}=$ high ), FWFT/SDI is used as the serial data input for the offset registers. Serial data is written during the low to high transition of WCLK. Use in conjunction with SDEN . |

Table 1. Pin Descriptions

| Pin \# | Pin Name | Pin Symbol | Input/Output | Description |
| :---: | :---: | :---: | :---: | :---: |
| 2 | Serial Data Input Enable | SDEN | Input | If serial programming is selected, setting $\overline{\text { SDEN }}$ low and $\overline{\text { LOAD }}$ low enables serial data input to be written into offset registers during the low to high transition of WCLK. |
| 50 | Retransmit | $\overline{\mathrm{RET}}$ | Input | Data previously read from the queue can be retransmitted by asserting $\overline{\mathrm{RET}}$ pin at the low to high transition of RCLK for a retransmit operation. Retransmit initializes the Read pointer to zero. Hence, all re-reads will always start from the physical $0^{\text {th }}$ ( Read pointer $=$ zero $)$ location of the queue. |
| 58 | Full/Data Input Ready Flag | $\overline{\text { FULL }} / \overline{\text { DRDY }}$ | Output | Queue is full when FULL goes low during the low to high transition of WCLK. This prohibits further writes into the queue. In FWFT mode, queue is full when $\overline{\text { DRDY }}$ goes high during low to high transition of WCLK. This prohibits further writes into the queue. |
| 53 | Empty/Data Output Ready Flag | $\overline{\text { EMPTY }} / \overline{\text { QRDY }}$ | Output | Queue is empty when EMPTY goes low during the low to high transition of RCLK. This prohibits further reads from the queue. In FWFT mode, queue is empty when $\overline{\mathrm{QRDY}}$ goes high during the low to high transition of RCLK. This prohibits further reads from the queue. |
| 57 | Almost Full | $\overline{\text { PRAF }}$ | Output | Queue is almost full when $\overline{\text { PRAF }}$ goes low during the low to high transition of WCLK. Default (Full-offset) or programmed offset values determine the status of PRAF. |
| 54 | Almost Empty | $\overline{\text { PRAE }}$ | Output | Queue is almost empty when $\overline{\text { PRAE }}$ goes low during the low to high transition of RCLK. Default (Empty + offset) or programmed offset values determine the status of PRAE. |
| 56 | Half Full | $\overline{\text { HALF }}$ | Output | Queue is more than half full when $\overline{\text { HALF }}$ goes low. Triggered by both WCLK and RCLK. |
| 3 | Don't Care | DC | N/A | This pin can be tied high or low, cannot be left open. |
| 4, 30, 43, 55 | Power | Vcc | N/A | 3.3 V power supply. |
| $\begin{gathered} 5,24,27,33,39, \\ 46,57 \end{gathered}$ | Ground | GND | N/A | 0V Ground. |

Table 1. Pin Descriptions (Continued)

High Bandwidth Access

| Symbol | Rating | Com'l \& Ind'l | Unit |
| :---: | :--- | :---: | :---: |
| VTERM | Terminal Voltage with <br> respect to GND | -0.5 to +4.6 | V |
| TSTG | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| NOTES: |  |  |  |
| Iout | DC Output Current | -50 to +50 | mA |
| occur if extended period of or operation is outside this range. Standard operation should |  |  |  |
| fall within the Recommended Operating Conditions. |  |  |  |

Table 2. Absolute Maximum Ratings

|  |  | FQV 2105, FQV295, FQV285, FQV275, FQV265, FQV255 |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \text { Commercial } \\ \text { Clock }=7.5 \mathrm{~ns}, 10 \mathrm{~ns}, 15 \mathrm{~ns}, \\ 20 \mathrm{~ns} \end{gathered}$ |  |  | $\begin{gathered} \text { Industrial } \\ \text { Clock }=7.5 \mathrm{~ns}, 10 \mathrm{~ns}, 15 \mathrm{~ns}, \\ 20 \mathrm{~ns} \end{gathered}$ |  |  |  |
| Symbol | Parameter | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| Recommended Operating Conditions |  |  |  |  |  |  |  |  |
| Vcc | Supply Voltage Com'1 / Ind'1 | 3.0 | 3.3 | 3.6 | 3.0 | 3.3 | 3.6 | V |
| GND | Supply Voltage | 0 | 0 | 0 | 0 | 0 | 0 | V |
| VIH | Input High Voltage Com'l/ Ind'l | 2.0 | - | 5.0 | 2.0 | - | 5.0 | V |
| VIL | Input Low Voltage Com'l / Ind'l | - | - | 0.8 | - | - | 0.8 | V |
| TA | Operating Temperature Commercial | 0 | - | 70 | 0 | - | 70 | ${ }^{\circ} \mathrm{C}$ |
| TA | Operating Temperature Industrial | -40 | - | 85 | -40 | - | 85 | ${ }^{\circ} \mathrm{C}$ |
| DC Electrical Characteristics |  |  |  |  |  |  |  |  |
| $\mathrm{ILI}^{(1)}$ | Input Leakage Current (any input) | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| Voh | Output Logic " 1 " Voltage, IOH=-2mA | 2.4 | - | - | 2.4 | - | - | V |
| Vol | $\begin{aligned} & \text { Output Logic " } 0 \text { " Voltage, Iol } \\ & =8 \mathrm{~mA} \end{aligned}$ | - | - | 0.4 | - | - | 0.4 | V |
| Power Consumption |  |  |  |  |  |  |  |  |
| Icc1 ${ }^{(2,3)}$ | Active Power Supply Current | - | - | 60 | - | - | 60 | mA |
| Icc2 ${ }^{(4)}$ | Standby Current | - | - | 20 | - | - | 20 | mA |

Table 3. DC Specifications

| Capacitance at $\mathbf{1 0 0 M H z}$ Ambient Temperature ( $\mathbf{2 5}^{\circ} \mathrm{C}$ ) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Conditions | Max. | Unit |
| $\mathrm{Cin}^{(2)}$ | Input Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 10 | pF |
| CouT ${ }^{(2,4)}$ | Output Capacitance | Vout $=0 \mathrm{~V}$ | 10 | pF |

## NOTES:

1. Measurement with $0.4<=\mathrm{VIN}<=\mathrm{Vcc}$
2. With output tri-stated $(\overline{\mathrm{OE}}=\mathrm{High})$
3. $\operatorname{Icc}(1,2)$ is measured with WCLK and RCLK at 20 MHz
4. Design simulated, not tested.

Table 3. DC Specifications (Continued)

| Symbol | Parameter | Commercial \& Industrial |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \text { FQV2105-7.5 } \\ \text { FQV295-7.5 } \\ \text { FQV285-7.5 } \\ \text { FQV275-7.5 } \\ \text { FQV265-7.5 } \\ \text { FQV255-7.5 } \\ \hline \end{gathered}$ |  | $\begin{gathered} \hline \text { FQV2105-10 } \\ \text { FQV295-10 } \\ \text { FQV285-10 } \\ \text { FQV275-10 } \\ \text { FQV265-10 } \\ \text { FQV255-10 } \\ \hline \end{gathered}$ |  | FQV2105-15FQV295-15FQV285-15FQV275-15FQV265-15FQV255-15 |  | $\begin{gathered} \text { FQV2105-20 } \\ \text { FQV295-20 } \\ \text { FQV285-20 } \\ \text { FQV275-20 } \\ \text { FQV265-20 } \\ \text { FQV255-20 } \\ \hline \end{gathered}$ |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| fs | Clock Cycle Frequency | - | 133 | - | 100 | - | 66 | - | 50 | MHz |
| $\mathrm{t}_{\mathrm{A}}$ | Data Access Time | 1 | 5 | 2 | 6.5 | 2 | 10 | 2 | 12 | ns |
| twclk | Write Clock Cycle Time | 7.5 | - | 10 | - | 15 | - | 20 | - | ns |
| twclek | Write Clock High Time | 3.5 | - | 4.5 | - | 6 | - | 8 | - | ns |
| twclkl | Write Clock Low Time | 3.5 | - | 4.5 | - | 6 | - | 8 | - | ns |
| trelk | Read Clock Cycle Time | 7.5 | - | 10 | - | 15 | - | 20 | - | ns |
| trclen | Read Clock High Time | 3.5 | - | 4.5 | - | 6 | - | 8 | - | ns |
| trclel | Read Clock Low Time | 3.5 | - | 4.5 | - | 6 | - | 8 | - | ns |
| tbs | Data Set-up Time | 2.5 | - | 3 | - | 4 | - | 5 | - | ns |
| tD ${ }^{\text {d }}$ | Data Hold Time | 0.5 | - | 0.5 | - | 1 | - | 1 | - | ns |
| tens | Enable Set-up Time | 2.5 | - | 3 | - | 4 | - | 1 | - | ns |
| tenh | Enable Hold Time | 0.5 | - | 0.5 | - | 1 | - | 1 | - | ns |
| trst | Reset Pulse Width ${ }^{(1)}$ | 10 | - | 10 | - | 15 | - | 20 | - | ns |
| trsTS | Reset Set-up Time | 10 |  | 10 | - | 15 | - | 20 | - | ns |
| trstr | Reset Recovery Time | 10 | - | 10 | - | 15 | - | 20 | - | ns |
| trSTF | Reset to Flag and Output Time | - | 10 | - | 10 | - | 15 | - | 20 | ns |
| trets | Retransmit Setup Time | 2.5 | - | 3 | - | 4 | - | 5 | - | ns |
| tolz | Output Enable to Output in Low-Z ${ }^{(1)}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| toe | Output Enable to Output Valid | 2 | 5 | 2 | 6 | 3 | 8 | 3 | 10 | ns |
| torz | Output Enable to Output in High-Z ${ }^{(1)}$ | 2 | 5 | 2 | 6 | 3 | 8 | 3 | 10 | ns |
| tfull | Write Clock to Full Flag | - | 5 | - | 6.5 | - | 10 | - | 12 | ns |
| tempty | Read Clock to Empty Flag | - | 5 | - | 6.5 | - | 10 | - | 12 | ns |
| tprafs | Write Clock to Almost-Full Flag | - | 5 | - | 6.5 | - | 10 | - | 12 | ns |
| tpraes | Read Clock to Almost-Empty Flag | - | 5 | - | 6.5 | - | 10 | - | 12 | ns |
| tskew1 | Skew time between Read Clock \& Write Clock for Full Flag / Empty Flag | 4 | - | 5 | - | 6 | - | 10 | - | ns |
| tskew2 | Skew time between Read Clock \& Write Clock for $\overline{\text { PRAF }} \& \overline{\text { PRAE }}$ | 7 | - | 12 | - | 15 | - | 20 | - | ns |

Table 4. AC Electrical Characteristics

| Symbol | Parameter | Commercial \& Industrial |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | FQV2105-7.5 <br> FQV295-7.5 <br> FQV285-7.5 <br> FQV275-7.5 <br> FQV265-7.5 <br> FQV255-7.5 |  | FQV2105-10 FQV295-10 FQV285-10 FQV275-10 FQV265-10 FQV255-10 |  | FQV2105-15 <br> FQV295-15 <br> FQV285-15 <br> FQV275-15 <br> FQV265-15 <br> FQV255-15 |  | FQV2105-20 <br> FQV295-20 <br> FQV285-20 <br> FQV275-20 <br> FQV265-20 <br> FQV255-20 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| tloads | Load Setup Time | 2.5 | - | 3 | - | 4 | - | 5 | - | ns |
| tloadh | Load Hold Time | 0.5 | - | 0.5 | - | 1 | - | 1 | - | ns |
| tris | Retransmit Setup Time | 3 | - | 3 | - | 4 | - | 5 | - | ns |
| thf | Clock to $\overline{\text { HALF }}$ | - | 14 | - | 16 | - | 20 | - | 22 | ns |

## NOTES:

1. Design simulated, not tested.

Table 4. AC Electrical Characteristics (Continued)

High Bandwidth Access

| Input Pulse Levels | GND to 3.0 V |
| :--- | :--- |
| Input Rise/Fall Times | 3 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load, clock $=7.5 \mathrm{~ns}$ | Refer to Figure 4 |
| Output Load*, clock $=10 \mathrm{~ns}, 15 \mathrm{~ns}, 20 \mathrm{~ns}$ | Refer to Figure 5 |

* Include jig and scope capacitances

Table 5. AC Test Condition


## Pin Functions

| $\overline{\text { MRST }}$ | Master Reset is required to initialize Write and Read pointers to the first position of the queue by setting MRST low. In Standard mode, $\overline{\mathrm{FULL}}$ and $\overline{\text { PRAF }}$ will go high; EMPTY and $\overline{\text { PRAE }}$ will go low. In FWFT mode, $\overline{\text { DRDY }}$ will go low and $\overline{\text { QRDY }}$ will go high. $\overline{\text { PRAF }}$ and $\overline{\text { PRAE }}$ will go to the same state as Standard mode. In both modes, all data outputs will go low. Previous programmed configurations will not be maintained. |
| :---: | :---: |
| $\overline{\text { PRST }}$ | Partial Reset is required to initialize Write and Read pointers to the first position of the queue by setting $\overline{\text { PRST }}$ low. In Standard mode, $\overline{\text { FULL }}$ and $\overline{\text { PRAF }}$ will go high; $\overline{\text { EMPTY }}$ and $\overline{\text { PRAE }}$ will go low. In FWFT mode, $\overline{\mathrm{DRDY}}$ will go low and $\overline{\mathrm{QRDY}}$ will go high. $\overline{\mathrm{PRAF}}$ and $\overline{\mathrm{PRAE}}$ will go to the same state as Standard mode. In both modes, all data outputs will go low. Previous programmed configurations will be maintained. |
| WCLK | Writes data into queue during low to high transitions of WCLK if $\overline{\text { WEN }}$ is activated. Synchronizes $\overline{\text { FULL }} / \overline{\mathrm{DRDY}}$ and $\overline{\text { PRAF flags. WCLK and RCLK are independent of each other. }}$ |
| $\overline{\text { WEN }}$ | Controls write operation into queue or offset registers during low to high transition of WCLK. |
| $\overline{\text { LOAD }}$ | During Master Reset, set $\overline{\text { LOAD }}$ low to select parallel programming or one of eight default offset values. Set $\overline{\text { LOAD }}$ high to select serial programming or one of eight default offset values. After Master Reset, $\overline{\text { LOAD }}$ controls write/read, to/from offset registers during low to high transition of WCLK/RCLK respectively for parallel programming. Use in conjunction with $\overline{\mathrm{WEN}} / \overline{\mathrm{REN}}$. During programming of offset registers, $\overline{\text { PRAF }}$ and $\overline{\text { PRAE }}$ flag status is invalid. For Serial programming, $\overline{\text { LOAD }}$ is used to enable serial loading of offset registers together with $\overline{\mathrm{SDEN}}$. Refer to Figure 6 for details. |
| $\mathrm{D}_{17-0}$ | 18 - bit wide input data bus. |
| RCLK | Reads data from queue during low to high transitions of RCLK if $\overline{\text { REN }}$ is set low. Synchronizes the $\overline{\text { EMPTY }} / \overline{\text { QRDY }}$ and $\overline{\text { PRAE flags. RCLK and WCLK are independent of each other. }}$ |
| $\overline{\text { REN }}$ | Reads data from queue during low to high transitions of RCLK if $\overline{\mathrm{REN}}$ is set to low. This also advances the Read pointer of the queue. |
| $\overline{\mathbf{O E}}$ | Setting $\overline{\mathrm{OE}}$ low activates the data output drivers. Setting $\overline{\mathrm{OE}}$ high deactivates the data output drivers (High-Z). $\overline{\mathrm{OE}}$ does not control advancement of Read pointer. |
| $\mathbf{Q}_{17-0}$ | 18 - bit wide output data bus. |
| FWFT/SDI | Selects FWFT timing or Standard timing mode during Master Reset. After Master Reset, if serial programming is selected ( $\overline{\mathrm{LOAD}}=$ high ), FWFT/SDI is used as the serial data input for the offset registers. Serial data is written during the low to high transition of WCLK. Use in conjunction with $\overline{\mathrm{SDEN}}$. In FWFT mode, $\overline{\mathrm{DRDY}}$ and $\overline{\mathrm{QRDY}}$ is used instead of $\overline{\mathrm{FULL}}$ and $\overline{\text { EMPTY }}$. Refer to Table 10 for all flags status. In Standard mode, $\overline{\text { FULL }}$ and $\overline{\text { EMPTY }}$ are used instead of $\overline{\text { DRDY }}$ and $\overline{\text { QRDY }}$. Refer to Table 9 for all flags status. |
| $\overline{\text { SDEN }}$ | If serial programming is selected, setting $\overline{\text { SDEN }}$ and $\overline{\text { LOAD }}$ low enables serial data to be written into offset registers during the low to high transition of WCLK. During serial programming, $\overline{\text { PRAF }}$ and $\overline{\text { PRAE }}$ flags status is invalid. Refer to Figure 6 for details. |
| $\overline{\text { RET }}$ | Data previously read from the queue can be retransmitted by asserting $\overline{\text { RET }}$ pin at the low to high transition of RCLK for a retransmit operation. Retransmit initializes the Read pointer to zero. Hence, all re-reads will always start from the physical $0^{\text {th }}$ (Read pointer $=$ zero $)$, location of the queue. Refer to Diagram 7 \& 8 for details. |

## Pin Functions (Continued)

$\overline{\text { FULL }} / \overline{\text { DRDY }} \quad$ In Standard mode, queue is full when $\overline{\text { FULL }}$ goes low during the low to high transition of WCLK. This prohibits further writes into the queue and prevents advancement of Write pointer. In FWFT mode, queue is full when $\overline{\text { DRDY }}$ goes high during the low to high transition of WCLK. This prohibits further writes into the queue and prevents advancement of Write pointer. Refer to Table 8 \& 9 for behavior of $\overline{\text { FULL }} / \overline{\text { DRDY }}$.
$\overline{\text { EMPTY }} / \overline{\text { QRDY }}$ In Standard mode, queue is empty when $\overline{\text { EMPTY }}$ goes low during the low to high transition of RCLK. This prohibits further reads from the queue and prevents advancement of Read pointer. In FWFT mode, queue is empty when $\overline{\text { QRDY }}$ goes low during the low to high transition of RCLK. This prohibits further reads from the queue and prevents advancement of Read pointer. Refer to Table $8 \& 9$ for behavior of EMPTY $/ \overline{\text { QRDY }}$.
$\overline{\text { PRAF }}$ In Synchronous mode, queue is almost full when $\overline{\text { PRAF }}$ goes low during the low to high transition of WCLK. Default (Full-offset) or programmed offset values determine the status of PRAF. In Asynchronous timing mode, $\overline{\text { PRAF }}$ is triggered by both WCLK and RCLK. Refer to Table $8 \& 9$ for behavior of PRAF
$\overline{\text { PRAE }}$ In Synchronous mode, queue is almost empty when $\overline{\text { PRAE }}$ goes low during the low to high transition of RCLK. Default (Empty+offset) or programmed offset values determine the status of $\overline{\text { PRAE }}$. In Asynchronous timing mode, $\overline{\text { PRAF }}$ is triggered by both WCLK and RCLK. Refer to Table $8 \& 9$ for behavior of $\overline{\text { PRAE }}$.
$\overline{\text { HALF }} \quad$ Queue is more than half full when $\overline{\text { HALF }}$ goes low during the low to high transition of WCLK. $\overline{\text { HALF }}$ goes high during low to high transition of RCLK when queue is less than half full. Refer to Table $8 \& 9$ for details.

High Bandwidth Access

| $\overline{\text { LOAD }}$ | WEN | $\overline{\text { REN }}$ | $\overline{\text { SDEN }}$ | WCLK | RCLK | FQV2105 FQV295 FQV285 FQV275 FQV265 FQV255 Selection / Sequence |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 |  | X | Write to offset registers: Parallel write to <br> registers: <br> Empty Offset 1. $\overline{\text { PRAE }}$PRAE Offset <br>  $\square \mathbf{P R A F}$ |
| 0 | 1 | 0 | 1 | X |  | Read from offset registers:  Parallel read from <br> registers: <br> Empty Offset $1 . \overline{\text { PRAE }}$  <br> Full Offset $\square$ 2. |
| 0 | 1 | 1 | 0 |  | X | Serial shift into registers: 36 bits for the FQV2105 34 bits for the FQV295 <br> 32 bits for the FQV285 <br> 30 bits for the FQV275 <br> 28 bits for the FQV265 <br> 26 bits for the FQV255 <br> 1 bit for each rising WCLK edge <br> Starting with Empty Offset (Low Byte) <br> Ending with Full Offset (High Byte) |
| X | 1 | 1 | 1 | X | X | No Operation |
| 1 | 0 | X | X |  | X | Write Memory |
| 1 | X | 0 | X | X |  | Read Memory |
| 1 | 1 | 1 | X | X | X | No Operation |

Figure 6. Programmable Flag Offset Programming Sequence

| Device | $\overline{\text { PRAF Programming (bits) }}$ | $\overline{\text { PRAE Programming (bits) }}$ |
| :---: | :---: | :---: |
| FQV2105 | $\mathrm{D} / \mathrm{Q}_{15-0} \quad$ Low Word | $\mathrm{D} / \mathrm{Q}_{15-0} \quad$ Low Word |
|  | $\mathrm{D} / \mathrm{Q}_{1-0} \quad$ High Word | $\mathrm{D} / \mathrm{Q}_{1-0} \quad$ High Word |
| FQV295 | $\mathrm{D} / \mathrm{Q}_{15-0} \quad$ Low Word | $\mathrm{D} / \mathrm{Q}_{15-0}$ Low Word |
|  | $\mathrm{D} / \mathrm{Q}_{0} \quad$ High Word | $\mathrm{D} / \mathrm{Q}_{0} \quad$ High Word |
| FQV285 | $\mathrm{D} / \mathrm{Q}_{15-0}$ | $\mathrm{D} / \mathrm{Q}_{15-0}$ |
| FQV275 | $\mathrm{D} / \mathrm{Q}_{14-0}$ | $\mathrm{D} / \mathrm{Q}_{14-0}$ |
| FQV265 | $\mathrm{D} / \mathrm{Q}_{13-0}$ | $\mathrm{D} / \mathrm{Q}_{13-0}$ |
| FQV255 | $\mathrm{D} / \mathrm{Q}_{12-0}$ | $\mathrm{D} / \mathrm{Q}_{12-0}$ |
| ALL | $\begin{aligned} & \mathrm{DV}=7 \mathrm{FH}, \text { when } \overline{\mathrm{LOAD}}=0 \\ & \mathrm{DV}=3 \mathrm{FFH}, \text { when } \overline{\mathrm{LOAD}}=1 \end{aligned}$ | $\begin{aligned} & \mathrm{DV}=7 \mathrm{FH}, \text { when } \overline{\mathrm{LOAD}}=0 \\ & \mathrm{DV}=3 \mathrm{FFH}, \text { when } \overline{\mathrm{LOAD}}=1 \end{aligned}$ |

Table 6. Parallel Offset Register Data Mapping and Default Values (DV) Table

| Device | Standard Mode | FWFT |
| :---: | :---: | :---: |
| FQV2105 | $262,144 \times 18$ | $262,145 \times 18$ |
| FQV295 | $131,072 \times 18$ | $131,073 \times 18$ |
| FQV285 | $65,536 \times 18$ | $65,537 \times 18$ |
| FQV275 | $32,768 \times 18$ | $32,769 \times 18$ |
| FQV265 | $16,384 \times 18$ | $16,385 \times 18$ |
| FQV255 | $8,192 \times 18$ | $8,193 \times 18$ |

Table 7. Maximum Depth of Queue for Standard and FWFT Mode

Data Width
1st Cycle $\overline{\mathrm{PRAE}}$
2nd Cycle $\overline{\mathrm{PRAF}}$

Data Width


1st Cycle $\overline{\text { PRAE }}$
2nd Cycle $\overline{\text { PRAE }}$


3rd Cycle $\overline{\text { PRAF }}$
4th Cycle $\overline{\text { PRAF }}$


FQV2105, FQV295
Parallel Offset Write/Read Cycles for $\mathbf{x 1 8}$ Width

| \# of Bits for Offset Registers |
| :---: |
| 18 bits for FQV2105 |
| 17 bits for FQV295 |
| 16 bits for FQV285 |
| 15 bits for FQV275 |
| 14 bits for FQV265 |
| 13 bits for FQV255 |
| Note: Don't Care applies to all unused bits |

Figure 7. Parallel Offset Write/Read Cycles Diagram

| FQV2105 | $\overline{\text { FULL }}$ | $\overline{\text { PRAF }}$ | $\overline{\text { HALF }}$ | $\overline{\text { PRAE }}$ | $\overline{\text { EMPTY }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | H | H | H | L | L |
| 1 to $\mathrm{y}^{(1)}$ | H | H | H | L | H |
| $(\mathrm{y}+1)$ to 131,072 | H | H | H | H | H |
| 131,073 to $[262,144-(\mathrm{x}+1)]$ | H | H | L | H | H |
| $\left(262,144-\mathrm{x}^{(2)}\right)$ to 262,143 | H | L | L | H | H |
| 262,144 | L | L | L | H | H |


| FQV295 | $\overline{\text { FULL }}$ | $\overline{\text { PRAF }}$ | $\overline{\text { HALF }}$ | $\overline{\text { PRAE }}$ | $\overline{\text { EMPTY }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | H | H | H | L | L |
| 1 to $\mathrm{y}^{(1)}$ | H | H | H | L | H |
| $(\mathrm{y}+1)$ to 65,536 | H | H | H | H | H |
| 65,537 to $[131,072-(\mathrm{x}+1)]$ | H | H | L | H | H |
| $\left(131,072-\mathrm{x}^{(2)}\right)$ to 131,071 | H | L | L | H | H |
| 131,072 | L | L | L | H | H |


| FQV285 | $\overline{\text { FULL }}$ | $\overline{\text { PRAF }}$ | $\overline{\text { HALF }}$ | $\overline{\text { PRAE }}$ | $\overline{\text { EMPTY }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | H | H | H | L | L |
| 1 to $\mathrm{y}^{(1)}$ | H | H | H | L | H |
| $(\mathrm{y}+1)$ to 32,768 | H | H | H | H | H |
| 32,769 to $[65,536-(\mathrm{x}+1)]$ | H | H | L | H | H |
| $\left(65,536-\mathrm{x}^{(2)}\right)$ to 65,535 | H | L | L | H | H |
| 65,536 | L | L | L | H | H |


| FQV275 | $\overline{\text { FULL }}$ | $\overline{\text { PRAF }}$ | $\overline{\text { HALF }}$ | $\overline{\text { PRAE }}$ | $\overline{\text { EMPTY }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | H | H | H | L | L |
| 1 to $\mathrm{y}^{(1)}$ | H | H | H | L | H |
| $(\mathrm{y}+1)$ to 16,384 | H | H | H | H | H |
| 16,385 to $[32,768-(\mathrm{x}+1)]$ | H | H | L | H | H |
| $\left(32,768-\mathrm{x}^{(2)}\right)$ to 32,767 | H | L | L | H | H |
| 32,768 | L | L | L | H | H |


| FQV265 | $\overline{\text { FULL }}$ | $\overline{\text { PRAF }}$ | $\overline{\text { HALF }}$ | $\overline{\text { PRAE }}$ | $\overline{\text { EMPTY }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | H | H | H | L | L |
| 1 to $\mathrm{y}^{(1)}$ | H | H | H | L | H |
| $(\mathrm{y}+1)$ to 8,192 | H | H | H | H | H |
| 8,193 to $[16,384-(\mathrm{x}+1)]$ | H | H | L | H | H |
| $\left(16,384-\mathrm{x}^{(2)}\right)$ to 16,383 | H | L | L | H | H |
| 16,384 | L | L | L | H | H |


| FQV255 | $\overline{\text { FULL }}$ | $\overline{\text { PRAF }}$ | $\overline{\text { HALF }}$ | $\overline{\text { PRAE }}$ | $\overline{\text { EMPTY }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | H | H | H | L | L |
| 1 to $\mathrm{y}^{(1)}$ | H | H | H | L | H |
| $(\mathrm{y}+1)$ to 4,096 | H | H | H | H | H |
| 4,097 to $[8,192-(\mathrm{x}+1)]$ | H | H | L | H | H |
| $\left(8,192-\mathrm{x}^{(2)}\right)$ to 8,191 | H | L | L | H | H |
| 8,192 | L | L | L | H | H |

NOTES:

1. $\mathrm{y}=\overline{\overline{\text { PRAE }}}$ offset; Default Values: $\mathrm{y}=127$ when parallel offset loading is selected or $\mathrm{y}=1,023$ when serial offset loading is selected.
2. $\mathrm{x}=\overline{\mathrm{PRAF}}$ offset; Default Values: $\mathrm{x}=127$ when parallel offset loading is selected or $\mathrm{x}=1,023$ when serial offset loading is selected.

Table 8. Status Flags (Standard Mode)

| FQV2105 | $\overline{\text { DRDY }}$ | $\overline{\text { PRAF }}$ | $\overline{\text { HALF }}$ | $\overline{\text { PRAE }}$ | $\overline{\text { QRDY }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | L | H | H | L | H |
| 1 to $\mathrm{y}^{(1)}+1$ | L | H | H | L | L |
| $(\mathrm{y}+2)$ to 131,073 | L | H | H | H | L |
| 131,074 to $[262,145-(\mathrm{x}+1)]$ | L | H | L | H | L |
| $\left(262,145-\mathrm{x}^{(2)}\right)$ to 262,144 | L | L | L | H | L |
| 262,145 | H | L | L | H | L |


| FQV295 | $\overline{\text { DRDY }}$ | $\overline{\text { PRAF }}$ | $\overline{\text { HALF }}$ | $\overline{\text { PRAE }}$ | $\overline{\text { QRDY }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | L | H | H | L | H |
| 1 to $\mathrm{y}^{(1)}+1$ | L | H | H | L | L |
| $(\mathrm{y}+2)$ to 65,537 | L | H | H | H | L |
| 65,538 to $[131,073-(\mathrm{x}+1)]$ | L | H | L | H | L |
| $\left(131,073-\mathrm{x}^{(2)}\right)$ to 131,072 | L | L | L | H | L |
| 131,073 | H | L | L | H | L |


| FQV285 | $\overline{\text { DRDY }}$ | $\overline{\text { PRAF }}$ | $\overline{\text { HALF }}$ | $\overline{\text { PRAE }}$ | $\overline{\text { QRDY }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | L | H | H | L | H |
| 1 to $\mathrm{y}^{(1)}+1$ | L | H | H | L | L |
| $(\mathrm{y}+2)$ to 32,769 | L | H | H | H | L |
| 32,770 to $[65,537-(\mathrm{x}+1)]$ | L | H | L | H | L |
| $\left(65,537-\mathrm{x}^{(2)}\right)$ to 65,536 | L | L | L | H | L |
| 65,537 | H | L | L | H | L |


| FQV275 | $\overline{\text { DRDY }}$ | $\overline{\text { PRAF }}$ | $\overline{\text { HALF }}$ | $\overline{\text { PRAE }}$ | $\overline{\text { QRDY }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | L | H | H | L | H |
| 1 to $\mathrm{y}^{(1)}+1$ | L | H | H | L | L |
| $(\mathrm{y}+2)$ to 16,385 | L | H | H | H | L |
| 16,386 to $[32,769-(\mathrm{x}+1)]$ | L | H | L | H | L |
| $\left(32,769-\mathrm{x}^{(2)}\right)$ to 32,768 | L | L | L | H | L |
| 32,769 | H | L | L | H | L |


| FQV265 | $\overline{\text { DRDY }}$ | $\overline{\text { PRAF }}$ | $\overline{\text { HALF }}$ | $\overline{\text { PRAE }}$ | $\overline{\text { QRDY }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | L | H | H | L | H |
| 1 to $\mathrm{y}^{(1)}+1$ | L | H | H | L | L |
| $(\mathrm{y}+2)$ to 8,193 | L | H | H | H | L |
| 8,194 to $[16,385-(\mathrm{x}+1)]$ | L | H | L | H | L |
| $\left(16,385-\mathrm{x}^{(2)}\right)$ to 16,384 | L | L | L | H | L |
| 16,385 | H | L | L | H | L |


| FQV255 | $\overline{\text { DRDY }}$ | $\overline{\text { PRAF }}$ | $\overline{\text { HALF }}$ | $\overline{\text { PRAE }}$ | $\overline{\text { QRDY }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | L | H | H | L | H |
| 1 to $\mathrm{y}^{(1)}+1$ | L | H | H | L | L |
| $(\mathrm{y}+2)$ to 4,097 | L | H | H | H | L |
| 4,098 to $[8,193-(\mathrm{x}+1)]$ | L | H | L | H | L |
| $\left(8,193-\mathrm{x}^{(2)}\right)$ to 8,192 | L | L | L | H | L |
| 8,193 | H | L | L | H | L |

NOTES:

1. $\mathrm{y}=\overline{\text { PRAE }}$ offset; Default Values: $\mathrm{y}=127$ when parallel offset loading is selected or $\mathrm{y}=1,023$ when serial offset loading is selected.
2. $\mathrm{x}=\overline{\text { PRAF }}$ offset; Default Values: $\mathrm{x}=127$ when parallel offset loading is selected or $\mathrm{x}=1,023$ when serial offset loading is selected.

Table 9. Status Flags (FWFT Mode)

## Timing Diagrams



Diagram 1. Master Reset Timing


Diagram 3. Write Cycle and Full Flag Timing (Standard Mode)




NOTES:

[^0]

NOTES:

1. Upon completion of retransmit setup, a read operation can begin only after $\overline{\text { EMPTY }}$ returns high. OE = Low.
$\mathrm{DW}_{\mathrm{i}}=$ Words written to the queue after MRST. Where $\mathrm{i}=1,2,3 \ldots$ depth.
2. Upon reset completion, there must be more than 2 words written to the queue for a retransmit setup to be valid.

Diagram 7. Retransmit Timing (Standard Mode)


NOTES:

1. Upon completion of retransmit setup, a read operation can begin only after $\overline{\text { QRDY }}$ returns low.
$\overline{\mathrm{OE}}=$ Low.
$\mathrm{DW}_{\mathrm{i}}=$ Words written to the queue after $\overline{\text { MRST }}$. Where $\mathrm{i}=1,2,3 \ldots$ depth.
Upon reset completion, there must be more than 2 words written to the queue for a retransmit setup to be valid.
Please refer to Table 7 for Depth.
Diagram 8. Retransmit Timing (FWFT Mode)


* Refer to Table 10.

Diagram 9. Serial Loading of Programmable Flag Registers (Standard and FWFT Mode)

|  | FQV2105 | FQV295 | FQV285 | FQV275 | FQV265 | FQV255 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MSB | 17 | 16 | 15 | 14 | 13 | 12 |

Table 10. Reference Table for Diagram 9


Diagram 10. Parallel Loading of Programmable Flag Registers (Standard and FWFT Mode)


Diagram 11. Parallel Read of Programmable Flag Registers (Standard and FWFT Mode)


NOTES:

1. $\mathrm{x}=\overline{\mathrm{PRAF}}$ offset.
2. $\mathrm{D}=$ maximum queue depth. Please refer to Table 7 for Depth.
3. If the time between a rising edge of RCLK to the rising edge of WCLK is greater than or equal to tsKew $2, \overline{\mathrm{PRAF}}$ will go high (after on WCLK cycle plus tPRafs). If tskew is not met, then PRAF will assert 1 or more WCLK cycles.
4. $\overline{\text { PRAF }}$ synchronizes to the rising edge of WCLK only.

Diagram 12. Programmable Almost-Full Flag Timing (Standard and FWFT Mode)


Diagram 13. Programmable Almost-Empty Flag Timing (Standard and FWFT Mode)


NOTES:

1. For Standard Mode.
2. For FWFT Mode.
3. Please refer to Table 7 for Depth.

> Diagram 14. Half-Full Flag Timing (Standard and FWFT Mode)

## Order Information:

| HBA <br> Device Family | Device Type | Power | Speed (ns) * | Package** | Temperature Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\underline{\mathbf{X X}}$ | $\underline{\mathbf{X X X X}}$ | $\underline{\mathbf{X}}$ | XX | $\underline{\mathrm{XX}}$ |  |
| FQ | V2105 (262,144 x 18) | Low | 7-5-133 MHz | PF | Blank - Commercial ( $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ ) |
|  | V295 (131,072 x 18) |  | $10-100 \mathrm{MHz}$ | TF | I - Industrial ( $-40^{\circ}$ to $85^{\circ} \mathrm{C}$ ) |
|  | V285 ( $65,536 \times 18$ ) |  | $15-66 \mathrm{MHz}$ |  |  |
|  | V275 ( $32,768 \times 18$ |  | $20-50 \mathrm{MHz}$ |  |  |
|  | V265 (16,384 x 18) |  |  |  |  |
|  | V255 (8,192 x 18) |  |  |  |  |

*Speed - Slower speeds available upon request.
**Package - 64 pin Plastic Thin Quad Flat Pack (TQFP), 64 pin Slim Thin Quad Flat Pack (STQFP)

## Example:

FQV275L7-5PF (32k x 18, 7.5ns, Commercial temp)
FQV265L10PFI (16k x 18, 10ns, Industrial temp)

USA
2107 North First Street, Suite 415
San Jose, CA 95131, USA
www.hba.com

## Taiwan

No. 81, Suite 8F-9, Shui-Lee Rd. Tel: 886.3.516.9118
Hsinchu, Taiwan, R.O.C. Fax: 886.3.516.9181
www.hba.com


[^0]:    1. If the time between a rising edge of RCLK to the rising edge of WCLK is greater than or equal to tskewl, $\overline{\text { DRDY }}$ will go low (after one WCLK cycle plus truLL). If tskewl is not met, then DRDY will assert 1 or more WCLK cycles.

    If the time between a rising edge of RCLK to the rising edge of WCLK is greater than or equal to tSKEw 2 , $\overline{\text { PRAF }}$ will go high (after one WCLK cycle plus trRAFs) If tskewz is not met, then PRAF will assert 1 or more
    WCLK cycles.
    LOAD $=$ High
    LOAD $=$ High
    $y=$ PRAE Offset, $x=$ PRAF offset.
    5. $\mathrm{D}=$ maximum queue depth. Please refer to Table 7 for Depth.

    Diagram 6. Read Timing (FWFT Mode)

